We provide a fast optimization algorithm and a step-to-step guide on how to generate the dataset for a specific board and topologies to be used by our optimization tool.
> *Long Chung Chan, Gurshaant Singh Malik and Nachiket Kapre*
> [**"Partitioning FPGA-Optimized Systolic Arrays for Fun and Profit"**](),
> [**"Partitioning FPGA-Optimized Systolic Arrays for Fun and Profit"**](https://git.uwaterloo.ca/watcag-public/fpga-syspart/blob/master/optimization_algo/paper/PID6211513.pdf),
> 2019 International Conference on Field-Programmable Technology
### TODO
- [] Add a public link to the paper
- [] Basic Demo Flow
- [x] Add a public link to the paper
- [x] Basic Demo Flow
- [] Step-by-step guide on
- [] their own data set
- [] running the optimzation algo on the generated dataset
...
...
@@ -19,8 +19,8 @@ We provide a fast optimization algorithm and a step-to-step guide on how to gene
### Demos
The following demos use pre-generated datasets and topologies that can be found in:
-[topologies](~/optimization_algo/topologies/) contains all the topologies descriping their respective CNN structures
-[data_source](~/optimization_algo/data_source/) contains all the cycle-accurate data generated using [SCALE sim]()
-[topologies](https://git.uwaterloo.ca/watcag-public/fpga-syspart/blob/master/optimization_algo/topologies/) contains all the topologies descriping their respective CNN structures
-[data_source](https://git.uwaterloo.ca/watcag-public/fpga-syspart/blob/master/optimization_algo/data_source/) contains all the cycle-accurate data generated using [SCALE sim](https://github.com/ARM-software/SCALE-Sim)
The instruction below will do a sweep run on each of the following networks:
- FasterRCNN
...
...
@@ -59,9 +59,13 @@ To get optimization result with
# ./sweep_nets_brute.sh
```
Result of the optimization will be added to the corresponding csv file under this [folder](../optimization_algo/resulting_csv)
Result of the optimization will be added to the corresponding csv file under this [folder](https://git.uwaterloo.ca/watcag-public/fpga-syspart/blob/master/optimization_algo/resulting_csv)
